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Abstract 
 
Design and implementation of a Three-Phase Boost Battery Charger with PFC using CompactRIO 
control system 
Design, simulation and implementation of a 3-phase boost battery charger 
 
Daniel Castro Carmona 
Javier Fernandez Mandiola 
Department of Energy and Environment 
Division of Electric Power Engineering 
Chalmers University of Technology 
In a plug-in hybrid electric vehicle, the utility grid charges the vehicle battery through a 
battery charger. For a three-phase grid supply voltage, three-phase boost rectifiers are commonly 
used as chargers. Bi-directional power transfer capability and unit power factor operation become 
desirable features due to the increasing power quality requirements on the grid-connected 
converters.  
The Voltage Oriented Control is one of the methods based on high performance dq-
coordinate controllers which satisfies the increasing power quality requirements. The Voltage 
Oriented Control method for a three-phase boost rectifier has been designed, simulated and 
implemented. The system simulation is performed using Matlab/Simulink software as well as 
Labview. A feedforward decoupled current controller is designed along with a Pulse Width 
Modulation scheme to control the battery charging. The controller, consisting of a current controller 
and a DC-link voltage controller, is designed using a method called Internal Model Control. 
A National Instruments CompactRIO system is used for practical implementation. The system directly 
runs a Labview model to execute the control. The Labview files are developed for this purpose. A brief 
explanation of the system configuration is provided for the experimental system. 
 
 
 
Keywords : battery charger, decoupled controller, Internal Model Control (IMC), Pulse Width 
Modulation (PWM), three-phase boost PWM rectifier, Voltage Oriented Control (VOC). 
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List of symbols, superscripts, subscripts and abbreviations 
 
ABBREVIATIONS SIGNAL OR VARIABLE 
   Power supplied by the grid 
      Power consumed by the battery  
         Line-to-line voltage supply 
    DC Bus voltage 
         Line-to-neutral voltage supply 
      Load resistance 
   Amplitude of Line‐to‐Neutral voltage 
R Resistance of the line for each phase 
  Inductance of the line for each phase 
  Frequency 
   Current direct axis 
   Current quadrature axis 
I Ripple Ripple current 
C Capacitance of the inverter 
  
  d-axis component of the reference voltage  
  
  q-axis component of the reference voltage  
θ Voltage angle 
   Current controller bandwidth 
   Voltage controller bandwidth 
    Voltage controller proportional coefficient 
    Voltage controller integrator coefficient 
    Current controller integrator coefficient 
    Current controller proportional coefficient 
   PLL integrator coefficient 
   PLL proportional coefficient 
W      
    Switching frequency 
Tj Temperature in the junction 
VOC Voltage Oriented Control 
PLL Phase locked loop 
IGBT Insulated gate bipolar transistor 
VFOC Virtual Flux Oriented Control 
PWM Pulse Width Modulation 
UPF Unit Power Factor 
DPC Direct Power Control 
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Chapter 1. Introduction. 
In this introductory chapter, the project background, main objectives and thesis outline are 
described. 
1.1. Background of the thesis and previous work. 
 
Nowadays, the level of pollution and the fossil fuel availability problem has contributed to a quick 
evolution of the hybrid and electric vehicles. 
Electric and hybrid vehicles use electric power from the grid to charge their batteries but they usually 
do not use the traction system during charging. Since the battery charging and traction power do not 
happen at the same time, both inverter and engine can be used as a charger avoiding the need of 
building one with a rectifier. The possibility of using a motor as a double set of inductors during the 
charge time allows the implementation of an integrated charger to achieve a considerable reduction 
of weight, volume and price [1]. 
According to [2], the proposed charger is an isolated high power integrated charger based in the use 
of half of the windings of the engine during the charge. The use of this specific engine with the 
charger will be a new project to in a near future. 
1.2. Purpose of the thesis. 
 
The main purpose of this thesis is to design and implement an integrated charger for an electrical or 
hybrid vehicle with a power requirement of 15KW and unit power factor operation as well as 
achieving the control of the inverter. 
 
Firstly, the design of the different hardware is done. After this, simulations are conducted on 
Matlab/Simulink software [3] to check the validity of the design. 
 
Secondly, the control system is developed by programming on LabView and implemented using a 
CompactRIO control device. 
Finally, the experimental system is implemented in the laboratory and the results are obtained. 
1.3. Outline of the thesis. 
 
This thesis is divided into 6 chapters. After this first chapter of introduction, the modeling and the 
selected type of control for the rectifier are explained in chapter 2. In chapter 3, the design of the 
system as well as the Matlab simulations are included. After that, chapter 4 includes the simulations 
of all the control programmed in Labview followed by chapter 5, in which the practical 
implementation is included.  
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Finally, in chapter 6, all the results and conclusions are shown as well as the future work. 
 
Appendices are added to this report as part of the thesis. Matlab code used in simulations, lab setup 
diagrams and datasheets of the lab components are shown in appendices. 
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Chapter 2. Modeling and voltage 
oriented control of the rectifier. 
In this chapter, the rectifier topology is discussed. After that, the selected type of control (VOC) is 
presented as well as the mathematical model used to carry it out. 
2.1. Three phase controlled rectifiers. 
 
The aim of the thesis is to develop a three phase charger with unit power factor operation. To 
achieve that, several topologies have been compared and analyzed in Figure 1 in order to choose the 
topology which fulfills the requirements better. 
Simple solution of the boost converter 
 
Using PWM rectifier modules 
 
 
 
 High stress on the components. 
 Low frequency distortion on the input 
current. 
 
 
 Low current rating (20-25% RMS 
current). 
 Low cost potential. 
  Possibility of regeneration. 
 Possibility of active filtering. 
 DC regulation is more difficult. 
  
Vienna rectifier 
 
Universal bridge topology 
 
 
 
 Low switch voltage. 
 High power density. 
 Unidirectional power flow. 
 It can provide UPF. 
 
 
 
 It can provide UPF. 
 Bidirectional energy flow. 
 High switching losses. 
 High per unit current rating. 
 
Figure 1: Comparison of topologies [4][5]. 
According to the specifications, the universal bridge topology is chosen and implemented using the 
SEMIKRON inverter. 
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2.2. Voltage oriented control. 
 
Comparing several control methods, a VOC (Voltage Oriented Control) or VFOC (Virtual Field 
Oriented Control) can be implemented because both methods have the same advantages: 
 Fixed switching frequency, which makes easier to design the input filter. 
 Low sampling frequency for good performance. 
 Advanced PWM is feasible with this control. 
  A/D converters are cheap. 
 
These control methods have also some disadvantages it is necessary to deal with: 
 
 Decoupling between active and reactive power is required. 
 Complex algorithm. 
 Input power factor is lower than using DPC (Direct Power Control) or VF-DPC (Virtual Flux 
Direct Power Control). 
The main advantage of the VFOC control against VOC is the better behaviour under non-linear 
conditions in the line voltage. In order to simplify the algorithm and due to the requirements of the 
system, the VOC control is implemented [3]. 
The Voltage Oriented Control is based on a series of transformations from a three phase stationary 
reference system abc to a synchronous rotating reference system d-q through a two phase stationary 
reference system α-β. With these transformations, the control voltages remain constant and become 
DC values, making all the control process more simple. A closed-loop current control is used. A 
scheme of the Voltage Oriented Control is shown in Figure 2. 
INVERTER
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MEASUREMENTS
             U
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b
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            Ia   
  
Ib
DC VOLTAGE 
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                    V
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V
b
_r
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Figure 2: VOC scheme. 
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The mathematical model and transformations used for the control are the following:  
2.2.1. Space vector definition for voltage and current. 
 
In a three phase system, the voltages and currents are defined by the equations 2.1 and 2.2.  
   √                
   √                 
  
 
) 
   √                 
  
 
) 
 
 
 
(2.1) 
 
                
               
  
 
) 
               
  
 
) 
 
 
 
(2.2) 
 
These three voltages or currents can be split in only two components α and β (real and 
imaginary respectively) [6][7][8]. 
          
 
 
        
 
  
     
  
  
   
 
(2.3) 
 
For the control system that is going to be developed K=1 gives an amplitude invariant which 
facilitates the control. In other applications another K can be interesting in order to have power 
invariant (k=√    ) or RMS invariant (k=1/√  ) [8]. 
 
2.2.2. From abc to α-β using Clarke transformation. 
 
The α-β transformation can be expressed applying the matrix form of the space vector definition. 
[
 
 ]  [
 
 
 
 
 
 
 
 
 
 
√ 
 
 
√ 
] [
 
 
 
]    
 
 
 
(2.4) 
 
After the transformation the voltage equation can be written as follows. 
[
  
  
]   [
  
  
]   
 
  
[
  
  
]  [
   
   
]    
 
 
(2.5) 
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2.2.3. From α-β to d-q using Park transformation. 
 
Physically, after the Clarke transformation, it is required to control 2 voltages (α-β)  instead of 3 
voltages (abc), which simplifies the control. However, uα and uβ are still sinusoidal signals rotating 
physically with the angular speed of the electrical system ω. Changing again the reference axis onto 
new axis, which are rotating at the same angular speed ω, an amplitude invariance can be achieved. 
Applying Park transformation in d-q axis, the α-β axis are displaced by the angle  , as shown in [6] [7] 
[8]. 
     
       
(2.6) 
 
After applying the   transformation. 
          
    
  
             
 
(2.7) 
 
After that, the real and the imaginary part are identified. 
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(2.8) 
 
2.2.4. Active and reactive power. 
  
Using the transformations shown before, an expression for the active and reactive power can be 
obtained [7]. 
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From the real part, the active power is obtained. 
 
  
 
   
  {        }  
 
   
  {          }                 
 
(2.10) 
 
 
From the imaginary part, the reactive power can be calculated. 
 
  
 
   
              
 
   
  {          } 
 
 
√ 
[                             ]  
 
 
 
 
(2.11) 
 
In this particular case, as consequence of the transformation to d-q axes, the q component of the 
voltage is zero. Because a charger with unit power factor is being implemented, the current will be 
synchronized with the voltage and therefore, the q component of the current will also be zero as 
well. This simplifies the equations of the active and reactive power to. 
 
  
 
 
                                  
 
(2.12) 
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Chapter 3. System design. 
 
In this chapter, all the parameters of the components that are used in the following chapters are 
calculated (see Figure 3). To check the validity of these calculations, given Simulink/MATLAB files are 
used modifying the design parameters to satisfy the new power requirement [3].  
This chapter is divided in two parts: 
I. The first one contains the calculations needed to design the hardware and choose the 
appropriate components. 
 
II. The second one contains the simulations in Simulink/MATLAB to verify the behavior of the 
system and if it follows the specifications and requirements. 
 
i Lc
+
-
DC 
Source
 
rc
u La
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R L
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i Lb
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i C
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Real 
Time 
Controller
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Figure 3: General view of the system scheme. 
 
 
The design of the components of the charger starts from the desired power level for the system.  
  =15 KW         = 400 V (line-to line) 
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3.1. Hardware design.  
 
3.1.1. Minimum DC-link voltage. 
 
The correct selection of the DC-link voltage needs to be done in order to assure a complete control of 
the inverter. The voltage should be high enough to polarize the diodes in inverse mode (Figure 4) but 
always taking into account the limit of the inverter, in our case the semi teach IGBT’s.  
Following the specifications of our inverter, the voltage should be less than 750 V [9]. 
   <750 V (3.1) 
 
To polarize a diode in inverse mode, the DC voltage has to be higher than the peak value of the diode 
rectifier line-to-line voltage [4]. 
 
i Lc
+
-
DC 
Source
 
S rce
u La
Three-Phase
Grid Supply
R L
Cu Lb
u Lc
i La
i Lb
u Ia
u Ib
u Ic
i C
i dc
 
Figure 4: Three phase diode rectifier. 
 
    √          √  √           (3.2) 
 
Note that the maximum line-to-line voltage in the rectifier will depend on the control mode of the 
inverter, in this case sinusoidal pulse width modulation.  In this control, three-phase reference 
voltages are compared with a triangular wave with fixed amplitude and frequency (Figure 5). Each 
comparator will obtain the switching pattern for each leg of the inverter.  
Depending on the switching state, the positive or negative half of the     will be applied in the 
inverter, this is very important to fix the lower limit for the DC bus. [10] 
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Figure 5: Maximum reference value achievable in PWM. 
Using Sinusoidal pulse with modulation, the minimum DC voltage becomes the DC voltage that is 
provided by the diode rectifier and the maximum DC voltage is established from the limitations of 
the inverter as shown in Figure 6. 
          
   
 
 
        
√ 
√  
   
 
 
                   
 √ 
√ 
                  
 
 
(3.3) 
 
 
  
 
 
  
 
Figure 6: Range of DC bus voltage between the diode rectifier behavior and inverter limit. 
 
 
   =700 V 
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3.1.2. Load resistance. 
 
For the first approximation, in this thesis a resistor is going to be used as load on the DC bus. After 
the implementation, a DC source is used to have a model closer to a real battery. The load resistance 
that is needed to fulfill the power specifications depends on the selected DC voltage. It can be 
calculated in two different ways. 
Considering the inverter has no losses. 
        
 
   
 
     
 
      
   
 
  
 = 
    
     
=32.66Ω 
 
 
(3.4) 
 
 
 
Taking into account the performance of the inverter and supposing a value of 95-98 % for 
performance of an auto switched inverter with IGBT technology [9]. 
      
   
 
     
 
 
      
   
 
     
 = 
    
           
 = 34.38Ω 
 
 
 
(3.5) 
 
Finally, for simplicity, a 33Ω resistor is chosen. 
 
3.1.3. Line inductance and ripple analysis. 
 
Following the Chapter 11 in reference [4], a minimum value of DC voltage is defined taking into 
consideration the inductance.  This formula is valid in our case due to the amplitude invariance 
transformation. 
The DC bus voltage has to be high enough to compensate the voltage drop in the inductance.  It can 
be checked that if the inductance value is zero the formula is equivalent to (3.3). 
    √ [  
         ] 
  
√   
 
    
 
   
 
 
 
 
(3.6) 
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Based on the d-q transformations, equations for active and reactive power are obtained. 
  
 
 
  {   (   )
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(         )  
 
 
(         ) 
 
 
(3.7) 
  
 
 
  {   (   )
 
}  
 
 
(         )  
 
 
(         ) 
 
 
 
 
In our system a unitary power factor is demanded so a decoupled current control design will be 
achieved to obtain     . Using this control, the active and reactive power can be written as [3]: 
 
 
  
 
 
     
 
    
 
   
 
   
  =30.61 A 
 
 
 
 (3.8) 
 
 
  
 
 
This value is confirmed in the simulations of the system. 
 
According with the grid voltage specifications,    is calculated. 
 
 
   √ 
   
√ 
         (Phase-to-Ground) 
 
 
(3.9) 
 
 
Finally, in order to obtain the limit for the inductance, the initial formula is used. 
 
 
  
√   
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 (3.10) 
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The minimum value that can be used for the inductance depends on the maximum current ripple for 
the system. A series of simulations of the complete system have been carried out with different 
values of the inductance to analyze the current ripple.  
Using 1mH, as it is a very common value for Boost converters, the current ripple is shown in the 
following simulation figure (Figure 7). 
 
Figure 7: Current ripple with L= 1mH. 
 
I Ripple = 31,8 – 23,5 = 8,3 A 
 
 
(3.11) 
Theoretically, the current ripple is calculated using the equation of the voltage drop in an inductance. 
 
    
   
 
 
 
√ 
  
  =
   
 
 
   
√ 
  
        
 
 
 
 
(3.12) 
Using a value for the inductance of 2mH, according to the simulation results (Figure 8) the current 
ripple is also calculated. 
 
Figure 8: Current ripple with L=2mH. 
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IRipple = 29,7 – 25,4 = 4,3 A 
 
 
(3.13) 
Theoretically, the current ripple is calculated using the equation of the voltage drop in an inductance. 
 
 
    
   
 
 
 
√ 
  
  =
   
 
 
   
√ 
  
        
 
 
 
 
 
(3.14) 
 
According to the simulation results shown in Figure 9 , the current ripple using a 3mH inductance is 
calculated. 
 
 
Figure 9: Current ripple with L= 3mH. 
 
 
IRipple = 29 – 26,4 = 2,6 A 
 
 
(3.15) 
Theoretically, the equation of the voltage drop in an inductance is used to calculate the current 
ripple. 
 
    
   
 
 
 
√ 
  
  =
   
 
 
   
√ 
  
           
 
 
 
 
(3.16) 
 
Finally, referencing to the acceptable current ripple in Boost converters applications, 3 mH has been 
chosen as inductance value.  
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3.1.4. Capacitance of the inverter. 
 
According to the inverter specifications, the filtering capacitors are electrolytic capacitors with an 
individual value of 2200 F/400V, two connected in series and two in parallel. 
For all the calculations the equivalent capacitance of the complete DC bus is used [11]. 
 
               
 
 
3.1.5. Switching frequency used in pulse width modulation. 
 
A fixed switching frequency is used in Voltage Oriented Control in order to have an easier design and 
to achieve a lower sample frequency. To minimize the effect of the harmonics on system 
performance, the PWM frequency should be high. But a higher frequency also means higher 
switching losses, so an intermediate value is used. 
 
           
 
 
 
 
Resume template 
   =15 KW 
        = 400 V (line-to line) 
   =700  V 
     =33Ω 
       
               
           
Table 1: Design parameters conclusion. 
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3.1.6. Temperature limitation for the inverter. 
 
It is very important to know what the temperature limit of the junction is.  
The junction temperature       is usually 150,
o but for safety reasons 125o is more appropriate value 
to consider. As mentioned before, an inverter using the IGBT technology has efficiency of 95-98%.  
Losses have to be dissipated to maintain components in a safe range of temperatures. This is the 
reason why it is necessary to calculate the equivalent thermal impedance of the system and check if 
the temperature is lower than the maximum temperature on the junction. 
The thermal impedance can be modeled as a capacitor and a resistance, as shown in Figure 10. 
Temperature
1
Temperature
2
Rthermal
Cthermal
Power losses
 
Figure 10: Equivalent thermal circuit.  
 
Following the impedance values given in the datasheet of our inverter, it is possible to check that the 
value changes over time, but after 0.5 s of transient state, the capacitor value is neglected and only 
the resistance is taken into consideration. For nominal operation of the inverter the value of the 
thermal resistance is 0.4 K/W (see Figure 11). 
 
Figure 11: Thermal resistance VS time. 
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In the worst case scenario the inverter has efficiency of 95%, supposing steady state and that the 6 
IGBT’s produce the same losses, the temperature in the junction can be calculated as follows. 
Tj=Tambient+Rth         
 
  =
              
 
= 50K 
 
Tj=20
o
+50
o
=70
o 
 
 
 
(3.17) 
 
In order to have a more accurate estimation of the losses, the conduction losses and the switching 
losses are calculated following the expressions from datasheet [9]. 
The switching losses appear during the commutation due to the switching patterns. 
The switching losses (on+off) for a 3 phase inverter, using the graph in Figure 12 are calculated. 
              
√     
 
         
 
                  
 
P=10kH(2,6+3,4)=60W 
 
 
 
(3.18) 
 
 
Figure 12: Switching losses from the datasheet of the inverter. 
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The conduction losses in an IGBT are the result of the product of the current and the voltage 
(collector-emitter) during the conduction period. 
The conduction losses for IGBT´s in a 3 phase inverter can be estimated by. 
 
            
 
 
 (
 
 
        
  
 
)               
 
 
 
   
  
  
 
 
 
 
(3.19) 
Where m is a degree of modulation and Vce0 and r are determined graphically from the datasheet 
curves. This depends on the application, and can be calculated using the rms value of the current. 
The parameters for the conduction losses are calculated, using Figure 13. 
 
 
 
 
 
 
 
 
 
 
 
Irms=
    
√ 
=17,14A 
 
Vce0=1,9V 
 
r=     =1V/30A=0,03Ω 
 
m=
    
√ 
   
 
 
   
√ 
   
 
       
 
 
 
(3.20) 
 
Pcond=4,703W 
 
Plosses=64,7W 
 
  =0.4     =25,88K 
 
 
(3.21) 
Vce0 
Figure 13: Conduction losses from the datasheet of the inverter 
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Tj=20
o
+25,88
o
=45,88
o 
 
 
This temperature in the junction is much lower than the limit given in the data sheet. For this reason, 
the inverter can be used in the setup for this power level. 
3.1.7. Measurement cards design. 
  
In order to develop the control system, certain measures of voltages and currents are necessary.   
 
3.1.7.1. Voltage measurement cards. 
 
For this purpose, voltage transducers UMAT2 are used. They have three channels to measure three 
different signals with a common neutral point. The three channels of one of the voltage transducers 
are used to measure the three-phase voltage and only one channel of another voltage transducer is 
used to measure the DC voltage [1]. 
The transducer is an electronic device that converts energy from one form to another. In our case, 
the transducer UMAT2 is used as a voltage divider to give a low voltage output that our control 
system can manage. 
The compactRIO system is an electronic system made of modules. This is very useful and can be used 
for different applications and purposes. In this case, the corresponding module with analog inputs 
has a range of ±10 V input ranges [12]. 
Rt=4R1
R5
 
Figure 14: Voltage divider circuit. 
For the transducer measuring the three-phase voltage, the maximum voltage phase-to-ground that 
can be measured is 327V, so the calculations are set taking into account this value. 
  =      
 
  =     
 
  =∑           =4    
 
 
 
(3.22) 
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Applying the voltage divider formula, the ratio between both peak values is obtained. 
 
 
  
  
 = 
  
     
 =    /     = 0.025 
 
 
 
 
 
(3.23) 
Standard values for resistors are chosen. 
 
  =12kΩ 
                  
 
 
 
 
 
(3.24) 
With these values, the voltage ratio is obtained. 
 
  
  
=
  
     
=0.02439 
 
 
 
 
 
(3.25) 
For the transducer measuring the DC voltage, the voltage of 750 V is chosen as a maximum because 
it is the maximum DC voltage that the inverter can support. 
 
  =      
  =     
  =∑           =4    
 
 
 
 
 
(3.26) 
Applying the voltage divider formula, the ratio between both peak values is obtained. 
  
  
=
  
     
=   /    =0.01333 
 
 
 
 
(3.27) 
Standard values for resistors are chosen. 
  =13kΩ 
                  
 
 
 
 
(3.28) 
With these values, the voltage ratio is obtained. 
  
(3.29) 
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The error between the theoretical and the calculated value is 0.23%, which is sufficiently accurate. 
 Using this transducer, the maximum value of the DC voltage (750V) corresponds to 10.02V, which is 
within the range of measurement of the compactRIO module for analogic inputs [12]. 
3.1.7.2. Current measurement cards. 
 
In the same way as with the voltage, transducers are used. These transducers are four LEM LA 50-
S/SP1 are going to be used. This electronic device produces a voltage drop       in a resistance 
      because of the current   , which is proportional to the current measured in a factor that 
depends on the number of turns [1]. 
 
Figure 15: LEM scheme 
Using an identical compactRIO module for analogical inputs with a range of ±10 V and the datasheet 
of the transducer, the relationship between currents is obtained. 
      
  
=
    
 
 
 
 
 
(3.30) 
where N is the number of turns in the LEM device. By choosing a number of turns that provides a 
good accuracy, it is possible to calculate the value of      . 
N=10 turns 
      
  
=200 
             200
      
     
 
          
 
 
 
 
(3.31) 
 
Selecting this value of       , the relationship of the output voltage with the current measured is  
 
  
. 
This is an appropriate value for our system because the maximum value of the current is ±50A, which 
corresponds to an output voltage of ±10 V. This is the exact range of the National Instruments 
analogic input module which is used [12]. 
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3.1.8. Filter design. 
 
Filters are very important in data acquisition systems to remove the undesirable frequencies from 
the signal that is being measured. To achieve this, analog filters are used before the analog to digital 
converter [13]. 
3.1.8.1. Voltage filter. 
 
Operating with a switching frequency of 10kHz, a sample frequency of 1kHz is enough to sample the 
50 Hz voltages because this is more than the double of frequency and it is sufficient to keep the 
desired frequency below the Nyquist limit [14]. 
A cut-off frequency of 1kHz in the low pass filter is enough for the voltage before the digital 
conversion. Taking into account the anti aliasing effect, the chosen frequency is 2kHz [15]. 
The design of the passive first order filter is completed using the well-known formula. 
   
 
    
 
 
 
(3.32) 
 
 
 
 
 
 
 
 
 
Making the calculations and choosing a capacitor of C=10nF, the resistor value is calculated as 
R=7,95kΩ. Finally, for simplicity, R=10 kΩ is chosen. 
 
3.1.8.2. Current filter. 
 
Calculations are done in the same way as for the voltage filter but using a  sampling frequency of 
5kHz. Choosing a capacitor of C=10nF, the resistor value obtained is R=3,18 Ω . Finally, selecting a 
standard value, R=3,3 kΩ is chosen. 
 
 
 
 
 
Attenuation/dB 
 
0 
c 
3 
10 
20 
30 
40 
Figure 16: Attenuation scheme using a low pass filter. 
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Voltages 
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Board
Currents 
Measurement 
Board
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Board
Vdc
vA
 grid
vB 
grid
vc 
grid iA iB ic
COMPACTRIO
Analogic input module.     NI 9215 Digital input/output module. NI 9401    
Real 
Time 
Controller
NI cRIO-9022
Inverter
Driver Board
Sa Sb Sc
Sa Sb Sc
Currents 
Measurement 
Board
i dc
 
Figure 17: Data communication between CompactRIO and the system. 
Signal Measure range Input CRIO 
range 
Units Sampling 
Frequency 
Ua          V 1 kHz 
Ub          V 1 kHz 
Uc          V 1 kHz 
Ia         V 5 kHz 
Ib         V 5 kHz 
Ic         V 5 kHz 
Udc 750     V 1 kHz 
Idc         V 5 kHz 
Table 2: Range of measurements and sample rate. 
Voltage measurement board   
R5 12 KΩ  
R1=R2=R3=R4 480 KΩ  
Ratio of conversion 0.02439  
Table 3: Voltage measurement board. 
Voltage DC measurement board   
R5 13 KΩ  
R1=R2=R3=R4 240 KΩ  
Ratio of conversion 0.01336  
Table 4: DC voltage measurement board. 
Current  measurement board   
N 10 turns 
Rmeas 40 Ω 
Ratio of conversion 0.2  
Table 5: Current measurement board. 
Voltage antialiasing filter   
C 10 nF 
R 10 kΩ 
frequency 2 kHz 
Table 6: Voltage antialiasing filter. 
Current antialiasing filter   
C 10 nF 
R 3,3 kΩ 
frequency 5 kHz 
Table 7: Current antialiasing filter. 
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3.2. MATLAB simulations. 
 
In order to check the validity of all the calculated parameters of the system, simulations in 
continuous mode and in discrete mode have been carried out. 
3.2.1. Continuous simulations. 
 
In all the simulations the behavior after a DC voltage step is checked. As shown for the currents 
results in Figure 18, the current values for the desired power level are around 35 A. This quantity is 
much lower than the limit of the inverter, which is 50A. In Figure 19, the reference voltages are 
shown before saturation as well as after saturation referred to d-q axis. Besides, the ABC reference 
voltages after anti transformation are shown in the third graph. 
 
Figure 18: Currents in continuous simulation 
 
Figure 19: Voltages in continuous simulation 
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In order to verify the behavior of the system under a step variation in the DC voltage, the current 
referred to d-q axis is shown in Figure 20.  
 
Figure 20: System behavior after DC voltage step. 
3.2.2. Discrete simulations. 
 
Carrying out an equivalent simulation with a step in the DC voltage, the current is limited to a value 
of 50 A during the transient state after the perturbation, as can be seen in Figure 21. 
 
Figure 21: Currents in discrete simulation. 
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On Figure 22, the reference voltages after Park´s transformation are shown.  
 
Figure 22: Voltages in discrete simulation. 
 
The last figure of the simulations, Figure 23, shows the DC voltage and the d axis current. A good and 
quick response is observed because of the little integration time that was used (Ts=1*10-5s). 
 
Figure 23: System behavior after DC voltage step. 
 
 
  
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
-200
0
200
400
Time (s)
V
o
lt
a
g
e
 (
V
)
Vd(red) Vq(blue) (reference before saturation)
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
-400
-200
0
200
400
Time (s)
V
o
lt
a
g
e
 (
V
)
Vd(red) Vq(blue) (reference)
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
-400
-200
0
200
400
Time (s)
V
o
lt
a
g
e
 (
V
)
Ua Ub Uc (reference)
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
0
10
20
30
40
50
60
Time (s)
C
u
rr
e
n
t 
(A
)
Id reference (blue) and Id (red)
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
0
100
200
300
400
500
600
700
800
Time (s)
V
o
lt
a
g
e
 (
V
)
Vdc (black) and Vdc reference (red)
                                                                                                               Chapter 4. Software development 
 Page 27  
Chapter 4. Software development. 
In this chapter, all the simulations of the system and the control of the inverter are developed using 
Labview, which is the system design software created by National Instruments. In the first part, all 
the blocks used in the simulation are described in detail. In the second part, the running of the 
program is explained from the starting up to the steady state. 
4.1. Complete system and description of the simulation blocks. 
 
The complete system is shown in Figure 24, which contains all the simulation elements from the 
creation of the sinusoidal inputs to the rectifier model. 
 
 
Figure 24: Overall view of all the simulation system. 
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4.1.1. Inputs for the controller block. 
 
 
Figure 25: Inputs for controller block. 
The main function of this block is to provide the appropriate inputs for the controller. For this 
purpose, it uses as inputs the currents and voltages of the system.  The currents that are flowing 
through the system and the DC voltage through the load are calculated with a model of the rectifier 
and then used as inputs again in a loop. The three sinusoidal voltage waves have been created point 
by point in a discrete way (Figure 26). To do that, the phase of each wave is increased for every loop 
of the whole system and, by multiplying the sine of this angle by the amplitude, the sinusoidal wave 
is obtained. The initialization for the phase of Ub is ─2,0944 radians, which is  
  
 
 , and, doing the 
same for Uc, the initial value of the phase is 2,0944 radians, which is 
  
 
  
 
Figure 26: Generation of three sinusoidal waves of voltage. 
Inputs Outputs 
Ia Ed 
Ib Eq 
Ic Id 
Ua Iq 
Ub Theta 
Uc Wmeasured 
Vdc measured Wreference 
Vdc reference - 
Table 8: Inputs and outputs for Inputs for the controller subVI. 
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Inside the block different operations are made. The PLL, the “W measured” and “W reference” 
calculations, and the DQ transformations are achieved as shown in Figure 27.  
 
 
Figure 27: Inputs for the controller block, inside view. 
 
 
The Phase Locked Loop (PLL) is developed as a numeric method to calculate the electric angle of the 
three phase system, which is necessary for the d-q transformation following the Park´s equations in 
chapter 2. According to [7] and [16] the PLL is designed. 
  ̇      
 
(4.1) 
 ̇        
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where    and    are the gain parameters (ki and kp respectively) of the PI controller, which uses Eq 
as the error signal since a d-oriented control is used. In order to calculate gain parameters, the 
equations 4.2 are used. 
   
  
 ̂ 
    
  
 ̂ 
   ̂  √ ̂ 
 
  ̂ 
 
 
 
(4.2) 
 
where   is the bandwidth of the PLL in rad/s (in this case a frequency of 20 Hz is used) and  ̂  is the 
grid voltage modulus. The PLL scheme is presented in Figure 28. 
 
Alpha-Beta 
transformation
d-q 
transformation
Ua
Ub
Uc
Eα 
Eβ Eq
0
PI controller
W
re
f
Discrete 
integrator Theta
_
+ +
+
 
Figure 28: PLL theoretical implementation scheme. 
 
Following the steps mentioned before, the model is implemented using two discrete integrators, one 
for the PI controller and the other one to obtain the electric angle from the angular speed. The 
integration step used in the program is 0,001s as can be checked in the Labview scheme shown in 
Figure 29. 
 
 
Figure 29: PLL Implementation in Labview. 
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4.1.2. Controller block. 
 
 
Figure 30:controller block. 
 
 
Figure 31: Inside view of the controller block. 
Inputs Outputs 
Ed Vd_ref 
Eq Vq_ref 
I upper limit Idref 
Id - 
Iq - 
Kpi - 
Kii - 
Kpv - 
Kiv - 
L - 
Vdc - 
W - 
W_ref - 
Table 9: Inputs and outputs for the controller subVI. 
DC-link voltage 
controller 
Current 
controller 
Current saturation 
Voltage saturation 
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4.1.2.1. DC-link voltage controller. 
 
The ultimate goal of the controller is to obtain a desired voltage in the DC-link. By measuring the 
instantaneous voltage and comparing its square value with the square value of the reference voltage, 
an error that is fed to the controller is obtained. 
                
     
  (4.3) 
 
By implementing a PI control, a reference current for the system,    , is calculated [3]. 
  
        
 
 
 
 
(4.4) 
The PI control parameters are calculated as detailed in [2]. 
    
   
   
     and          
 
(4.5) 
where we choose    two decades smaller than the switching frequency    
     
   
. 
 
If there is a considerable difference between the reference DC voltage and the measured DC voltage, 
this results in an unacceptably high reference current calculated by the controller, which has to be 
limited. Therefore a saturation block is used. 
 
PI VOLTAGE CONTROL Id*+
-
w*
w
 
Figure 32: DC –link voltage controller 
 Current saturation. 
 
In order to protect the inverter, which maximum rms current allowed is 30A, there is a need to add a 
limitation. The saturation control is carried out with the current Id module in such a way that the 
upper and the lower limit are controlled at the same time.  
 
Figure 33: Implementation of the current saturation. 
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 Anti-windup Integrator. 
 
In practically all controllers, there are nonlinear effects that must be accounted to achieve a good 
and realistic control. Windup is a phenomena caused by the interactions between integral action and 
saturations [17]. To avoid the integrator of the control calculating a high current over the limit, the 
difference between the current calculated and the limit is fed back to reduce the error going inside 
the integral part of the controller. The new error is   ̅and the current calculated by the PI control is 
referred as   
 . The new equations of the PI control with anti-windup loop are given below [3]. 
 ̅     
  
    
 
  
 
  
        
 ̅
 
 
 
 
 
(4.6) 
The complete scheme of the DC-link voltage controller implemented in Labview is shown in Figure 
34. 
 
Figure 34: DC-link voltage controller. 
 
 
4.1.2.2. Current controller. 
 
Once a DC-link voltage control is established, the reference current   
  , which is used to control the 
DC voltage, is calculated. In addition, due to the unit power factor operation of the system, the q-axis 
reference current   
  is set to zero. To obtain these reference currents in the system, a current control 
is performed, resulting in a reference voltage which is calculated in the dq-axis system. The 
implementation of the controller is done in two PI control loops, one for each component of the 
current,   
  and   
 . The outputs of the two PI controls are   
  and   
  respectively. The components 
of this reference voltage are calculated using [3]. 
  
            
  
 
       being        
     
  
            
  
 
      being        
     
 
(4.7) 
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Figure 35: Current controller block diagram. 
The PI control parameters are calculated as detailed in [2]. 
            and         
 
(4.8) 
where we choose    a decade smaller than the switching frequency    
     
  
. 
As in the case of the DC-link voltage controller, a saturation block is needed to keep the outputs in a 
defined range. 
 Voltage saturation. 
 
As explained in the chapter 2.1., using a sinusoidal PWM, the maximum reference value that can be 
used is    /2 [18]. Therefore, the saturation block calculates the modulus of the reference voltage 
and compares it with    /2 . In case the value of the reference voltage is higher, it is limited to    /2. 
The components   
  and   
  after saturation are then recalculated using the original phase of the 
reference voltage, as shown in Figure 36. 
 
 
Figure 36: Voltage saturation block. 
 
 Anti-windup Integrator. 
 
As explained for the DC-link voltage controller, there is a risk of obtaining a too high reference 
voltage at the output of the controller due to the action of the integrator. To avoid this 
uncontrollable increase of the voltage an integrator with anti-windup is used. The difference 
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between the voltage calculated by the Pi controller and the voltage limit is fed back to the integrator 
to reduce the value of the output reference voltage. The equations of the components of the 
reference voltage with an anti-windup integrator are obtained using equations from [3]: 
 
  
            
  ̅̅̅̅
 
       being        
      and    ̅̅ ̅     
  
    
 ̅̅ ̅̅ ̅
  
 
  
            
  ̅̅ ̅
 
      being        
      and    ̅     
  
    
 ̅̅ ̅̅ ̅
  
 
 
 
(4.9) 
 
The complete scheme of the current controller with an anti-windup integrator implemented in 
Labview is presented in Figure 37. 
 
 
Figure 37: Current controller. 
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4.1.3. DQ-to-ABC transformation block. 
 
 
Figure 38: From dq to abc block. 
The output of the decoupled controller is a reference voltage whose components are expressed in 
dq-axes. Since the input of the PWM block is a reference voltage expressed in abc axes, a 
transformation block is needed. The transformation is done using the equations 4.8 and 4.9. 
                 
                 
 
 
 
(4.10) 
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√ 
 
   
 
 
 
 
(4.11) 
These equations are implemented in Labview and shown in Figure 38. 
 
Figure 39: DQ-to-ABC transformation block. 
 
Inputs Outputs 
theta Ua 
Ud Ub 
Uq Uc 
Table 10: Inputs and outputs of From dq to abc subVI. 
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4.1.4. Sinusoidal pulse width modulation block. 
 
 
Figure 40:SPWM block. 
PWM modulation is based on the comparison between the three sinusoidal reference voltage waves 
and a triangular carrier wave. Using this comparison, three pulse signals, Sa, Sb and Sc, are created in 
order to define the duty cycles of the IGBT´s.  
The PWM block was created in Labview as shown in Figure 41. 
 
Figure 41: SPWM block, inside view. 
The triangular wave is created by dividing the period of the signal according with the switching 
frequency into the number of discrete points that are necessary. Using the number of discrete points 
needed, the increment of the amplitude is calculated to achieve a triangular wave with unitary value. 
The front panel of this VI shows the comparison between the triangular wave and the three 
sinusoidal voltages in the upper part, and the three switching patterns of Sa, Sb and Sc in the lower 
Inputs Outputs 
Ua_ref Sa 
Ub_ref Sb 
Uc_ref Sc 
Vdc Triangular wave 
Table 11: Inputs and outputs for SPWM subVI. 
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part. The switching frequency is 10 kHz, and the sampling frequency used to generate the triangular 
wave and compare it with the control signal is 200 kHz, that is, 20 points per switching period. 
 
Figure 42: PWM front panel. 
4.1.5. Rectifier model block. 
 
 
Figure 43: Rectifier model block. 
According to [4], a rectifier model can be implemented using only three switches (Sa, Sb and Sc) by determining 
the voltage applied depending on the ON/OFF state of the switches. For simulations it is accepted that, in the 
Inputs Outputs 
Capacitance ia 
L ib 
R ic 
R Load Vdc 
Sa Idc 
Sb - 
Sc - 
Ua - 
Ub - 
Uc - 
Table 12: Inputs and outputs for the rectifier model subVI. 
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same leg of the inverter, one switch is always ON while the other one is OFF. However, in the implementation 
chapter it is explained that a dead time between commutations is used to avoid short circuits in the same leg. 
                 
                 
                 
 
 
(4.12) 
where Sa, Sb and Sc represent the state of the three top switches, one for each leg of the inverter. The value of 
Sa, Sb and Sc is “1” if the corresponding switch is On and “0” if the switch is OFF. 
            
            
            
 
 
(4.13) 
where fa, fb and fc are calculated as follows. 
       
      
 
 
           
           
 
 
   
           
 
 
   
           
 
 
 
 
 
 
(4.14) 
 
Using the equations of a rectifier, one for each leg, the model of the rectifier is implemented for the 
simulations (Figure 44). 
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Figure 44: Rectifier theoretical scheme. 
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Implementing this model in Labview, the rectifier model obtained is shown in Figure 45.  
 
 
Figure 45: Rectifier Labview implementation. 
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4.2. Simulation procedure. 
 
This part of the chapter includes a detailed explanation of how the simulation is developed. At the 
beginning all the relays and switches are off and the connection sequence is done as shown in Figure 
46.  
 
N
u La
u Lb
u Lc
L
L
L
i dc
i C
udc
+
-
C
A
B
C
R
R
R
LOAD
DC 
Relay
Inrush Current 
limiter
Voltages 
Measurement 
Board
Currents 
Measurement 
Board
Currents 
Measurement 
Board
Vdc
vA
 grid
vB 
grid
vc 
grid
iA iB ic
COMPACTRIO
Analogic input module.     NI 9215 Digital input/output module. NI 9401    
Real-Time 
Controller
NI cRIO-9022
Inverter
Driver Board
Sa Sb Sc
Sa Sb Sc
Voltages 
Measurement 
Board
i dc
 
Figure 46: Start up procedure in the simulation. 
1. With the relays open and the Sa, Sb and Sc switches (and the corresponding switches of the 
same legs) in OFF state, the system acts like a diode rectifier raising the DC voltage until it 
reaches the peak value of the line voltage.  With a 400 V line-to-line supply, the DC voltage 
should reach a maximum value of 560 V minus the losses on each line, which is 
approximately 500V. As shown in Figure 47, the current is very low because the load is 
disconnected and the current is flowing through a high resistance in parallel with the load. 
 
 
Figure 47: DC bus control with diode rectifier. 
1 
2 
2 
3 
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2. In the simulation, once the DC voltage reaches 500 V, the inrush current limiter is bypassed 
and the PWM signals start to be transmitted until the control raises the DC voltage up to the 
reference value. During this period of rise, the d-axis component of the reference current 
saturates at 30A and the AC currents are higher than in the steady state (Figure 48). 
 
 
Figure 48: Inverter front panel with PWM controlling in saturation. 
 
During this period, the load is still disconnected and consequently, the DC current is very low 
(see Figure 49). 
 
 
Figure 49: DC bus front panel with PWM controlling in saturation. 
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3. When the system is under control, after the DC voltage reaches 700V, the load is connected 
producing a raise of the DC current up to its steady state value, which provides the 15 kW 
required (see Figure 50). 
 
 
Figure 50: DC bus front panel in steady state. 
 
During steady state, the currents are stable and the d-axis component of the reference 
current does not saturate anymore, as shown in Figure 51. 
 
 
Figure 51: Inverter front panel in steady state. 
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Chapter 5.Hardware implementation. 
In this chapter all the hardware used is explained as well as the CompactRIO programming. 
5.1. System composition. 
 
The system implemented follows the schematic shown in Figure 52. 
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Figure 52: Complete system schematic. 
This system is composed by: 
 AC voltage supply.  
 Three inductors of 3mH. 
 The measurement box. 
 The box containing the DC sources and the relays. 
 The inverter with the load connected on the DC side. 
 The CompactRIO device.  
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Figure 53: General overview of the complete system. 
 
5.1.1. AC voltage supply. 
Because of the diameter of the existent wires in the measurement box, the voltage level has to be 
lowered in order to be able to use the measurement box that already exists and operate within 
safety limits. 
To provide the new voltage level, an autotransformer is placed in the lab providing the power level 
needed and also isolation between the set up and the grid. 
Finally, the voltage level used is 20 V line-to-line. 
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Figure 54: View of the three-phase autotransformer. 
5.1.2. Inductors. 
After the calculations made in the design chapter and taking into consideration the ripple for the 
current and the limit needed in the voltage, the inductors were chosen with a value of 3mH. 
 
Figure 55: View of the inductors. 
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5.1.3. Measurement box. 
The measurement box includes: 
 DC voltage source of 15V in order to feed the LEMs and the UMAT2. 
 Three voltage transducers UMAT2 with three channels each one. 
 Seven current sensors LEM LA 50-S but only four of them in use. 
The measurement box is used to measure the voltage and the currents that are needed to control 
the system. For this reason, 8 measures are taken, 4 for the voltages and 4 for the currents. The 
following Figure 56 shows where the measures are taken. 
The four LEM LA 50-S/SP1 current measuring modules are used providing galvanic isolation between 
the primary and the secondary circuits as already explained in the design chapter. These modules are 
used also to measure the DC current because of a high frequency power transmission that allows the 
modules to measure all kinds of currents.  As explained in the design chapter, the resulting current 
goes through a resistor to induce a voltage drop that can be read by the analogic inputs of the 
CompactRIO device. 
The voltage measurements are taken by three voltage transducers UMAT2 but only two of them are 
in use. The three channels of one of them are used to measure the three AC phase voltages and only 
one channel of the other one is used to measure the DC voltage. In order to measure the voltages, 
the voltage goes through a voltage divider previously calculated in the design chapter. After that, the 
reduced signal goes to the AD210, which is an isolated amplifier. 
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Figure 56: Definition of the points where the measures are taken. 
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As can be checked in the measurement box connections in Figure 57, to measure the voltage and 
current of each phase, the wire coming from the voltage source is connected to a pin which output is 
connected to the two different measurement circuits: the voltage measurement circuit connected in 
parallel and the current measurement circuit connected in series.  
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Figure 57: Measurement box schematic. 
 
 
 
Figure 58: View of the measurement box. 
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The Table 13 details all the pins in use in the measurement box and which signal or wire is connected 
to each of them. 
 
PIN CONNECTED TO PIN CONNECTED TO PIN  CONNECTED TO 
1H Analog output Idc 14L Lower Volt. Trans. Output (L3) 28H Not in use 
1L LEM 4 output 15H Analog output Va 28L Not in use 
2H Not in use 15L Mid volt. Trans.outp. L1 29H Not in use 
2L Not in use 16H Analog output Vb 29L Not in use 
3H Not in use 16L Mid volt. Trans.outp. L2 30H Vdc- 
3L Not in use 17H Analog output Vc 30L Low volt. Trans Input (N) 
4H Not in use 17L Mid volt. Trans.outp. L3 31H Not in use 
4L Not in use 18H Not in use 31L Not in use 
5H Analog output Ia 18L Not in use 32H PhasevoltageUa 
5L LEM 5 output 19H Not in use 32L MId volt.TransInputL1 &LEML5 
6H Analog output Ib 19L Not in use 33H AC Relay input phase A 
6L LEM 6 output 20H Not in use 33L LEM L5 return 
7H Analog output Ic 20L Not in use 34H PhasevoltageUb 
7L LEM 3 output 21H Vdc+ 34L MId volt.TransInputL2 &LEML6 
8H -15V 21L Low volt. Trans Input L3  & LEM 4 35H AC Relay input phase B 
8L Transducerssupply 22H Vdc- 35L LEM L6 return 
9H 0V 22L Lower Volt. Trans. Input (N) 36H PhasevoltageUc 
9L Transducersupply (GND) 23H DC Relay Input 36L Mid volt.TransInput L3 
10H +15V 23L LEM L4return 37H Not in use 
10L Transducerssupply 24H Not in use 37L Not in use 
11H Not in use 24L Not in use 38H Not in use 
11L Not in use 25H Not in use 38L Not in use 
12H Not in use 25L Not in use 39H Vdc+ 
12L Not in use 26H PhasevoltageUc 39L Upper  volt. Trans Input L2 
13H Not in use 26L LEM L3 40H Not in use 
13L Not in use 27H AC Relay input phase C 40L Not in use 
14H Analog output Vdc 27L LEM L3 return -  
Table 13: Pin terminal connections inside the measurement box. 
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5.1.4. The DC sources and relays box. 
The DC sources and relays box includes (See Figure 59): 
 A 15 Vdc voltage source that feeds the inverter and the electronic board that adjusts to an 
appropriate voltage level the TTL gate signals to control the inverter. 
 A 24 Vdc voltage source that feeds the AC and DC relays. 
 An AC relay (C3-A 30) for the connection of the system to the grid. 
 A DC relay to connect the load to the rectifier. 
 An electronic board to drive the DC relay. 
 An electronic board to drive the AC relay. 
 An electronic board to adjust the TTL gate signals voltage level to 15 V, which is the required 
voltage level of the gate signals in the inverter. 
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Figure 59: DC sources and relays box. 
 
Figure 60: View of the DC sources and relays box. 
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5.1.5. Inverter and load. 
The inverter used for this system is a Semikron inverter AN-8005. The control of the inverter 
switching is carried out by SPWM pulses generated by the CompactRIO device, with 10 kHz 
frequency. The connection between the inverter´s control circuit and CompactRIO is done by a 25-pin 
D type connector that transmits six PWM signals, as well as one more command signal to connect the 
load in the DC side. 
 
 
Figure 61: View of the Semikron inverter AN-8005. 
 
The load value is 33 Ohms, as calculated in the design chapter. That way, even after changing the 
voltage level, the current and the voltage are reduced in the same ratio. To obtain the required load, 
a potentiometer of 47 Ohms is used. It is adjusted at 70% of the total resistance to achieve the 33 
Ohms required for the system. 
 
 
 
Figure 62: View of the potentiometer. 
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5.1.6. CompactRIO. 
CompactRIO is a reconfigurable control and acquisition system. The CompactRIO system’s 
architecture includes I/O modules, a reconfigurable FPGA chassis, and an embedded controller. The 
CompactRIO has been programmed with Labview graphical programming tools [8]. In this thesis the 
compactRIO system used is composed by the following elements: 
 
- A real-time controller NI cRIO 9022. 
- 2 analog input modules NI 9215 with BNC connectors. 
- An analog output module NI 9263 (not used). 
- 2 digital input/output modules NI 9401 (only one in use). 
 
 
Figure 63: View of the compactRIO system. 
 
 
 
Using the CompactRIO system, there are 3 possibilities of programming environments that can be 
used simultaneously; the FPGA, the microprocessor and the PC that is used for programming and 
monitoring. Because of the possible applications of the system, in this thesis only the FPGA and the 
microprocessor have been programmed in such a way that the device can be connected to control a 
system without the need of using a PC. 
 
Inside the FPGA, the time critical tasks have been programmed. Mainly, these tasks are the data 
acquisition, the PLL calculation and the Sinusoidal PWM pulses generation. Inside the 
microprocessor, the rest of the programming which does not require to be as fast has been 
programmed, that is, the Voltage Oriented Control and the monitoring of the different signals. 
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5.1.6.1. FPGA Programming. 
Inside the FPGA, the data acquisition, the PWM pulse generation, the PLL and the triangular wave 
generation have been developed, as shown in the following figures (Figure 64,Figure 66,Figure 
65,Figure 68). 
Firstly, the data acquisition is made (Figure 64). The sample rate is 200 microseconds for voltages and 
currents. The data is sent to two different locations. Firstly, it is sent to a FIFO (First In First Out) block 
using a “for loop”. This FIFO block is very useful to send data for monitoring in the microprocessor at 
high speed. The data is also stored in memory by using indicators and creating local variables to be 
sent to another loop inside the FPGA . 
 
Figure 64: Data acquisition and the use of FIFO to represent the waveforms. 
 
Secondly, the triangular wave which will be used as carrier wave for the Pulse Width Modulation is 
created. The triangular wave is created by adding an increment of 0.04 each loop period until the 
triangular wave reaches a value of 1. Then, 0.04 is subtracted from the triangular wave value until -1 
is reached and so on. Since the loop time is 1 microsecond, adding this increment, a 10 kHz wave is 
created (Figure 65) to compare afterwards with the reference voltages in order to do the SPWM. 
 
 
Figure 65: Triangular wave generation. 
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In order to develop the SPWM (Figure 66), a comparison between the reference voltage divided by 
half the DC voltage and the triangular wave created is made. If the reference voltage is higher than 
the triangular wave, the digital output will be “1” (true) and the gate signal will be sent. Otherwise it 
will be “0” (false) and the gate signal sent to the inverter will be zero. 
 
 
Figure 66: SPWM generation. 
 
During the commutation between ON/OFF states, there is a risk of producing a short circuit between 
two IGBT´s of the same leg. This affects the output waveform of the inverter and can produce 
undesirable harmonics and safety issues. These effects are more significant with high switching 
frequency and to avoid a short circuit it is necessary to add a dead time at the switching instant. 
During this dead time, both IGBT’s in the same leg will be switched off [19] (Figure67).  
In order to implement this dead time effect, a flank detector is placed inside the loop in such a way 
that when a switch is detected, the FPGA will send a 0 value to both IGBT’s of the same leg and will 
wait the selected dead time (in that case 5 microseconds) until the loop runs again. With this flank 
detector, the ON state of the 2 IGBTs in the same leg at the same time is avoided. 
 
Figure67: Dead time effect. 
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Another key part in the FPGA program, shown in Figure 68, is the PLL block, which is an already 
developed VI in Labview. This PLL block gives as a result the angle of the three phase voltages for the 
d-q transformations that are going to be done inside the microprocessor of the CompactRIO device. 
In addition, in this loop al the local variables corresponding to the acquired data are bundled and 
sent to the microprocessor with the cluster variable "acquired data". 
 
 
Figure 68: PLL and data sending to the processor. 
 
Finally, the last loop in the FPGA program (Figure 69) uses the angle of the three phase voltage 
system calculated by the PLL block to transform the reference voltage calculated in the control loop 
inside the microprocessor from dq axis into abc axis. 
 
Figure 69: Reference voltage transformation from dq to abc axis. 
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5.1.6.2. Microprocessor programming 
 
Inside the microprocessor, the part of the system that has been implemented includes the 
monitoring, the DC relay activation and the control already explained in the previous chapter. The 
complete programming is shown in Figure 70. 
The first thing that the program in the microprocessor does is opening the FPGA program. After that, 
a reset is made in order to delete previous values stored in the FPGA. Once the FPGA is reset, the 
program runs the two loops that interchange information with the FPGA: the monitoring loop and 
the control loop. When the execution of both loops is stopped, the program stops all the loops in the 
FPGA and then closes it. 
 
 
 
Figure 70: Complete view of the microprocessor program. 
 
 
The monitoring loop (Figure 71) takes the data from the FIFO that was developed in the acquisition 
loop inside the FPGA, as mentioned before (Figure 64). 
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Figure 71: Monitoring loop. 
The control loop (Figure 72) takes the acquired data from the FPGA by using a Read/Write block to 
read the cluster variable “acquired data” and then unbundles this cluster to obtain every singular 
variable. After that, the dq transformation is made for both the voltages and the currents using the 
angle obtained from the output of the PLL block. Once the dq values are obtained, the program 
executes the control already detailed in the previous chapter. The output of the control, which is the 
reference voltage in dq axis, is sent using again a Read/Write block to the FPGA, where it is 
transformed into abc axis three phase voltages. 
 
 
Figure 72: Control loop. 
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5.2. Results 
 
After the implementation and testing of the hardware, some results are obtained through the front 
panel of the program running in the microprocessor. 
The main duties of the control are to control the DC bus voltage and to set a power factor correction 
in order to have a unitary power factor. 
The system was fed with a 20 V line-to-line voltage supply regulated by the auto transformer and the 
reference DC voltage was set to 50 V. The response of the control was also checked by changing the 
reference DC voltage to 60 V while the system was operating. 
As shown in Figure 73, the data acquisition of the voltages and the dq transformation are made in 
the first tab of the front panel. The dq transformation using the output angle from the PLL block is 
well done since the voltage in q axis is zero. 
 
Figure 73: AC voltages and dq results transformation of voltages. 
 
In the following tab of the front panel (Figure 74), the AC currents measured can be checked. As 
shown in the Iq panel, the power factor correction control is working because this component of the 
current is zero, achieving a unitary power factor with no reactive power flowing through the system. 
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Figure 74: AC currents and dq transformation of the currents. 
 
Finally, in the last tab of the front panel, the DC bus voltage and current are shown (Figure 75). In 
addition, there is a led indicating if the DC relay is activated or not, that is, if the load is connected or 
not.  
 
 
Figure 75: DC bus results. 
 
  
                                                                                                                 Chapter 6. Conclusions & Future work. 
 Page 60  
Chapter 6. Conclusions & Future work. 
 
6.1. Conclusions. 
 
Voltage oriented control of a boost rectifier using a CompactRIO control system was designed, 
simulated and implemented in this thesis. 
Firstly, a Matlab/Simulink model was used in order to carry out the design of the system. After the 
design, a model for the system was developed in Labview for the initial power requirement, which 
was 15 kW. The implemented model includes models for the PWM signal generator, inverter, 
controller and dq transformations. The simulation results showed an accurate response to DC voltage 
requirements. 
After the simulations, a lab setup was implemented using a CompactRIO control system. Before the 
CompactRIO programming, the system was adjusted to a lower power requirement. The 
programming of the CompactRIO device was done by implementing some parts of the program in the 
FPGA and some other parts in the microprocessor, developing as well the required communication 
between them.  
The results show that the system is effectively working as a boost rectifier and meets the desired DC 
voltage output specified as reference for the control. Furthermore, when a step in the reference DC 
voltage is applied, the system has a good response and meets the new reference value.  There are 
some small oscillations in the output of the DC bus, which can be probably caused by the high 
switching frequency, together with the injection of a dead time between commutations. The power 
level that had to be used in the practical implementation also affected the results obtained, as the 
control needs to be more precise with low voltage levels due to a higher influence of every 
component of the system. 
Regarding power quality, the system satisfies the requirements and accomplishes a power factor 
correction. The unity power factor is achieved by setting to zero the value of the reactive component 
of the current and synchronizing the currents in the system with the voltages. 
6.2. Future work. 
 
The current hardware is limited due to wires that only allow maximum currents of about 6 A. A 
possible future work could be the implementation of new hardware to achieve the initial power 
requirement of this thesis, which is 15 KW. For a different power level, the control with the 
CompactRIO device is practically identical with adjustments of some parameters. 
In this thesis, the PWM modulation method was used, although the modulation method could be 
improved using Space Vector Modulation. SVM is a simple and effective modulation method which 
gives a considerable reduction in harmonics, which meets modern grid power quality requirements. 
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As mentioned before, a dead time of 5 microseconds was used.  In order to improve the performance 
of the system, analysis can be done in order to minimize the dead time added during the 
commutations of the IGBTs. 
Since the inverter used for the setup has 4 legs and one is not in use, a current control can be done 
through the use of this last leg working as a DC-DC converter. 
In order to improve the measurement of voltages and currents a low pass filter can be added using 
the calculations already done in the design chapter. 
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Appendix A: Hardware datasheets. 
CompactRIO controller. 
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CompactRIO analog input module NI 9215. 
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CompactRIO digital input/output module NI 9401. 
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Isolation amplifier for the voltage transducers. 
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LEM Current transducer 
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Semistack Semikron inverter 
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Appendix B: Simulink simulations. 
Complete simulation scheme. 
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PLL, Line voltage estimator and decoupled controller. 
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PLL discrete block. 
 
 
 
 
 
Line voltage estimator. 
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Decoupled controller. 
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Rectifier model. 
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PWM discrete block. 
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Matlab code. 
 
%************************************************************************** 
%          INITIALISATION FILE - Controller+PLL+Uest (Discrete Model) 
%                     
%************************************************************************** 
close all; clear all; clc 
  
%************************************************************************** 
% CARRIER BASED PWM PARAMETERS 
%************************************************************************** 
Carrier_amp = 1;   % Triangular wave Amplitude 
Carrier_f = 10e3;  % Triangular wave frequency 
Tc = 1/Carrier_f;  % Triangular wave period 
  
%************************************************************************** 
% CONVERTER PARAMETERS 
%************************************************************************** 
R = 0.1;           % Line Resistance (Kazmierkowski abc model) 
L = 3e-3;          % Line inductance (Kazmierkowski abc model) 
C = 1100e-6;       % DC bus capacitor 
w = 2*pi*50;       % Line frequency 
Em = 230*sqrt(2);  % Peak Phase voltage of the source (Kazmierkowski abc 
model, need to be estimated) 
Fsw = Carrier_f;   % Converter switching frequency = Triangular wave frequ. 
Rload = 33;       % Output load, Pout about 800W 
Vdc_ref = 700;     % Output voltage reference (5.8 3.6 ratio w Em) 
initial_condition_integrator = Vdc_ref; % IC model integrator 
  
  
%************************************************************************** 
% PLL PARAMETERS 
%************************************************************************** 
%Gain gamma1&2 : calculated in simulink (we assume Ed_hat and Eq_hat can 
change) 
Fbandwidth_pll = 20;            %bandwidth in Hz 
rho_pll = 2*pi*Fbandwidth_pll;  %bandwidth in rad/s 
  
%************************************************************************** 
% CONTROLLER PARAMETERS 
%************************************************************************** 
Ts = 0.5*Tc;  % Sample time, half of triangular wave period, Fs = 2*Fc 
  
%ESTIMATED PARAMETERS 
R_hat = R; 
L_hat = L; 
C_hat = C;    % probably, C_hat = C OK 
Em_hat = Em ; % ATTENTION : will be a problem for Kpv (need to put fixed 
value of do calculation in Simulink according to estimator value) 
  
%CURRENT PI Regulator (thesis, state-variable W=Vdc^2) 
alphaI = Fsw/10*2*pi;     % Bandwidth in rad/s (2000Hz) 
Kpi = alphaI*L_hat 
Kii = alphaI*R_hat 
  
%VOLTAGE PI Regulator (thesis, state-variable W=Vdc^2) 
alphaV = Fsw/100*2*pi;    % Bandwidth in rad/s (200Hz) 
Kpv = alphaV*C_hat/(3*Em_hat) 
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Kiv = 0.01 
%SATURATION (TO MODIFY, depends on rectifier limit) 
Isaturation_upper_limit = 50; %saturation on Iref, V PI controller 
Isaturation_lower_limit = -50; 
  
%************************************************************************** 
% LINE VOLTAGE ESTIMATOR 
%************************************************************************** 
IC_delayestimator_a = 0.1; 
IC_delayestimator_b = 0; 
Est_Vsaturation_upper_limit = 1.2*Em_hat; %ATTENTION : Need to put a fixed 
value for implementation (or calcul in simulink) 
Est_Vsaturation_lower_limit = -1.2*Em_hat; 
  
%************************************************************************** 
% TESTS 
%************************************************************************** 
%INPUT STEP 
input_step_time = 0.2; 
input_step_value = 50; 
  
%************************************************************************** 
% SIMULATION AND DISPLAY 
%************************************************************************** 
sim('Discrete_Model') 
  
figure(1) 
subplot(2,2,1); plot(t_dis, id_refb4sat,'r'); axis([0 0.4 -5 100]); 
xlabel('Time (s)'); ylabel('Current (A)'); title('Id reference before 
saturation', 'fontsize',16) 
subplot(2,2,2); plot(t_dis,id,'r',t_dis,iq,'b'); axis([0 0.4 -5 60]); 
xlabel('Time (s)'); ylabel('Current (A)'); title('Id(red) Iq(blue)', 
'fontsize',16) 
subplot(2,2,3); plot(t_dis, id_ref,'r');axis([0 0.4 -5 60]); xlabel('Time 
(s)'); ylabel('Current (A)'); title('Id reference', 'fontsize',16) 
subplot(2,2,4); plot(t,ia,'r',t,ib,'b',t,ic,'k'); axis([0 0.4 -60 60]); 
xlabel('Time (s)'); ylabel('Current (A)'); title('Ia Ib Ic', 'fontsize',16) 
  
figure(2) 
subplot(3,1,1); plot(t_dis,Vd_ref_b4sat,'r',t_dis,Vq_ref_b4sat,'b'); 
axis([0 0.4 -300 500]); xlabel('Time (s)'); ylabel('Voltage (V)'); 
title('Vd(red) Vq(blue) (reference before saturation)', 'fontsize',16) 
subplot(3,1,2); plot(t_dis,Vd_ref,'r',t_dis,Vq_ref,'b'); axis([0 0.4 -400 
400]); xlabel('Time (s)'); ylabel('Voltage (V)'); title('Vd(red) Vq(blue) 
(reference)', 'fontsize',16) 
subplot(3,1,3); 
plot(t_dis,ua_ref,'r',t_dis,ub_ref,'b',t_dis,uc_ref,'k');axis([0 0.4 -400 
400]); xlabel('Time (s)'); ylabel('Voltage (V)'); title('Ua Ub Uc 
(reference)', 'fontsize',16) 
  
figure(3) 
subplot(2,1,1); plot(t_dis,id,'r',t_dis, id_ref,'b');axis([0 0.4 -5 60]); 
xlabel('Time (s)'); ylabel('Current (A)'); title('Id reference (blue) and 
Id (red)', 'fontsize',16) 
subplot(2,1,2); 
plot(t_dis,sqrt(abs(W_ref)),'r',t_dis,sqrt(abs(W)),'b');axis([0 0.4 0 
800]); xlabel('Time (s)'); ylabel('Voltage (V)'); title('Vdc (black) and 
Vdc reference (red)', 'fontsize',16) 
 
 
